Search

Shweta V Kabadi

from Southborough, MA
Age ~48

Shweta Kabadi Phones & Addresses

  • 1 Independence Dr, Southborough, MA 01772
  • Beaverton, OR
  • 21 Warwick Rd, Brookline, MA 02445
  • Boston, MA
  • 1612 Worcester Rd, Framingham, MA 01702
  • 1612 Worcester Rd #624A, Framingham, MA 01702
  • Milwaukee, WI
  • Madison, WI
  • Watertown, MA

Resumes

Resumes

Shweta Kabadi Photo 1

Senior Director Of Vision Software And Accessories

View page
Location:
4 Wells Ln, Southborough, MA 01772
Industry:
Computer Hardware
Work:
Cognex Corporation
Senior Director of Vision Software and Accessories

Cognex Corporation Feb 2015 - Feb 2016
Senior Manager Corporate Development

Cognex Corporation Feb 2015 - Feb 2016
Director Product Marketing, Vision Software, Oem and Accessories

Intech Group of Companies Feb 1, 2012 - Jan 1, 2015
Director

Kanha Technologies Jan 2012 - Jan 2015
Chief Operating Officer , Director
Education:
Harvard Business School 2007 - 2009
Master of Business Administration, Masters, Management
University of Wisconsin - Madison
Bachelors, Bachelor of Science, Computer Engineering
University of Wisconsin - Madison
Master of Science, Masters, Computer Engineering
Skills:
Strategy
Business Strategy
Competitive Analysis
Management Consulting
Manufacturing
Business Development
Management
Technology Evaluation
Due Dilligence
Mergers
Project Management
Microprocessors
Start Ups
Product Management
Corporate Development
Entrepreneurship
Financial Modeling
Go To Market Strategy
Product Development
Growth Strategies
Product Marketing
Analytics
Cross Functional Team Leadership
Languages:
English
Hindi
Shweta Kabadi Photo 2

Shweta Kabadi

View page

Publications

Us Patents

Mechanism For Concurrent Testing Of Multiple Embedded Arrays

View page
US Patent:
20080098269, Apr 24, 2008
Filed:
Sep 29, 2006
Appl. No.:
11/540885
Inventors:
Dilip K. Bhavsar - Shrewsbury MA, US
Shweta V. Kabadi - Brookline MA, US
International Classification:
G01R 31/28
US Classification:
714733
Abstract:
In one embodiment, an apparatus and method for concurrent testing of multiple embedded arrays is disclosed. In one embodiment, the apparatus comprises a built-in self test (BIST) engine coupled to a plurality of arrays having different sizes to generate test packets targeted to an array with the most entries among the plurality of arrays, a plurality of address space control logic each associated with an array of the plurality of arrays, the address space control logic to adjust a broadcast address of the test packets to match an address space of its associated array, and an array width independent concurrent response evaluator (AWIC-RE) coupled to the plurality of arrays. In addition, the AWIC-RE includes a plurality of response collectors each associated with an array of the plurality of arrays, the response collector to collect test data from its associated array and serially shift the test data out, and a response evaluator to receive the test data response streams from the plurality of response collectors and to compress the serial response streams after each read. Other embodiments are also described.
Shweta V Kabadi from Southborough, MA, age ~48 Get Report