Search

Milan F Milenkovic

from Dublin, CA
Age ~75

Milan Milenkovic Phones & Addresses

  • Dublin, CA
  • 2438 Miller St, Portland, OR 97229 (503) 292-0129
  • 1231 Saltsage Dr, Phoenix, AZ 85045 (480) 283-1310
  • Boca Raton, FL
  • Chandler, AZ
  • Alameda, CA
  • Maricopa, AZ

Resumes

Resumes

Milan Milenkovic Photo 1

Principal Engineer At Intel Corp.

View page
Position:
Principal Engineer at Intel Corp.
Location:
San Francisco Bay Area
Industry:
Computer Hardware
Work:
Intel Corp. - Santa Clara, CA since Apr 1998
Principal Engineer

IBM - Boca Raton, FL Jun 1989 - Mar 1998
Senior Engineer/Scientist

UMASS - Amherst, MA 1982 - 1984
Visiting Professor
Education:
Georgia Institute of Technology
M. Sc., Information and Computer Science
University of Massachusetts, Amherst
Ph D, Electrical and Computer Engineering
Milan Milenkovic Photo 2

Milan Milenkovic

View page
Milan Milenkovic Photo 3

Milan Milenkovic

View page
Milan Milenkovic Photo 4

Milan Milenkovic

View page
Milan Milenkovic Photo 5

Milan Milenkovic

View page
Milan Milenkovic Photo 6

Milan Milenkovic

View page

Publications

Isbn (Books And Publications)

Operating Systems: Concepts and Design

View page
Author

Milan Milenkovic

ISBN #

0070419221

Operating Systems: Concepts and Design

View page
Author

Milan Milenkovic

ISBN #

0070419205

A Guided Tour of Multimedia Systems and Applications

View page
Author

Milan Milenkovic

ISBN #

0818670541

Update Synchronization in Multiaccess Systems

View page
Author

Milan Milenkovic

ISBN #

0835712230

Us Patents

Asset Management Methods And Apparatus

View page
US Patent:
7180422, Feb 20, 2007
Filed:
Dec 29, 2003
Appl. No.:
10/750454
Inventors:
Milan Milenkovic - Portland OR, US
Vijay Tewari - Portland OR, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G08B 13/14
US Classification:
3405724, 3405721, 34082549, 34053913, 235375
Abstract:
Methods and apparatus for correlating physical and logical attributes of devices include associating logical-tags (L-tags) and physical-tags (P-tags) with target devices. A P-tag includes a P-tag identifier, which can be read by a P-tag reading device, regardless of whether power is applied to the target device. The P-tag identifier and other information can be sent to an asset manager, which can determine a location of the device. An L-tag includes an L-tag identifier and may include other L-tag information describing logical attributes of the device. The L-tag information also can be sent to an asset manager. The asset manager maintains a tracking record for the device, which may include the P-tag identifier, the L-tag identifier, information regarding the asset's logical attributes, and information regarding the asset's physical attributes. By maintaining similar tracking records for a plurality of devices, the asset manager can track and manage the plurality of devices.

Method And Apparatus For Rfid Tag Wherein Memory Of Rfid Tag Is Partitioned Into Two Sections For Reading Using Wireless Interface And Writing Using Bus

View page
US Patent:
7366806, Apr 29, 2008
Filed:
Jul 27, 2004
Appl. No.:
10/900638
Inventors:
Milan Milenkovic - Portland OR, US
Vijay Tewari - Portland OR, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 13/38
H04Q 7/20
US Classification:
710 62, 710 5, 710 33, 710 72, 340 1051, 3405721, 3405724, 455 411
Abstract:
Methods and apparatus for correlating physical and logical attributes of devices include associating logical-tags (L-tags) and physical-tags (P-tags) with electronic devices. A P-tag includes a P-tag identifier, which can be read by a P-tag reading device, regardless of whether power is applied to the electronic device. In one embodiment, a system includes a P-tag comprising a radio frequency identification (RFID) tag having a non-volatile memory to store physical and logical attribute information; and an electronic device associated with the RFID tag, the electronic device having a processor and a bus, and being communicatively coupled to the RFID tag over the bus, the processor to execute instructions to read information from and write information to the non-volatile memory of the RFID tag.

Method, Apparatus And System For Resource Sharing In Grid Computing Networks

View page
US Patent:
20050125537, Jun 9, 2005
Filed:
Nov 26, 2003
Appl. No.:
10/723727
Inventors:
Fernando Martins - Hillsboro OR, US
Milan Milenkovic - Portland OR, US
Robert Knauerhase - Portland OR, US
International Classification:
G06F015/173
G06F015/167
US Classification:
709226000, 709216000
Abstract:
A method, apparatus and system may utilize virtual machines in a grid computing environment. More specifically, hosts in a grid computing network may be configured to run various virtual machines. Additionally, these hosts may be configured to designate one or more of the virtual machines to processing grid applications. A resource manager may access predefined policies to monitor the grid virtual machine and manage resource allocation within the grid network, in conjunction with a virtual machine manager or a virtual machine monitor (“VMM”).

Method, Apparatus And System For Optimizing Context Switching Between Virtual Machines

View page
US Patent:
20050132363, Jun 16, 2005
Filed:
Dec 16, 2003
Appl. No.:
10/738521
Inventors:
Vijay Tewari - Portland OR, US
Robert Knauerhase - Portland OR, US
Milan Milenkovic - Portland OR, US
International Classification:
G06F009/455
US Classification:
718001000
Abstract:
A method, apparatus and system may optimize context switching between virtual machines (“VMs”). According to an embodiment of the present invention, a first processor core may execute a first VM while a second processor core may concurrently retrieve information pertaining to the state of a second VM into a processor cache. When the virtual machine manager (“VMM”) performs a context switch between the first and the second VMs, the second processor may immediately begin executing the second VM, while the first processor may save the state information for the first VM. In yet another embodiment, different threads on a processor may be utilized to execute different VMs on a host.

Method, Apparatus And System For Optimizing Context Switching Between Virtual Machines

View page
US Patent:
20050132364, Jun 16, 2005
Filed:
Dec 16, 2003
Appl. No.:
10/738526
Inventors:
Vijay Tewari - Portland OR, US
Robert Knauerhase - Portland OR, US
Milan Milenkovic - Portland OR, US
International Classification:
G06F009/455
US Classification:
718001000
Abstract:
A method, apparatus and system may optimize context switching between virtual machines (“VMs”). According to an embodiment of the present invention, separate caches may be utilized to store and retrieve state information for each respective VM on a host. When the virtual machine manager (“VMM”) performs a context switch between a first and a second VM, the VMM may instruct the processor to point from one cache (associated with the first VM) to another (associated with the second VM). Since the caches are dedicated to their respective VMs, the state information for each VM may be retained, thus eliminating the overhead of restoring information from memory and/or disk.

Dynamic Virtual Machine Service Provider Allocation

View page
US Patent:
20050198303, Sep 8, 2005
Filed:
Jan 2, 2004
Appl. No.:
10/754098
Inventors:
Robert Knauerhase - Portland OR, US
Vijay Tewari - Portland OR, US
Scott Robinson - Portland OR, US
Mic Bowman - Beaverton OR, US
Milan Milenkovic - Portland OR, US
International Classification:
G06F015/16
US Classification:
709227000
Abstract:
A server receives a request for a service. The server determines if a virtual machine already exists that offers the service. If so, the server returns an identifier of the virtual machine to the requesting client so that the client may access the service from the virtual machine. Otherwise, the server attempts to create an image of a virtual machine offering the service. If successful in creating the image, the image is installed as a new virtual machine in a host machine, and the server returns an identifier of the newly created virtual machine to the client.

Extensible Service Processor Architecture

View page
US Patent:
20060095551, May 4, 2006
Filed:
Oct 29, 2004
Appl. No.:
10/976625
Inventors:
John Leung - Folsom CA, US
David Durham - Hillsboro OR, US
Raj Yavatkar - Portland OR, US
Milan Milenkovic - Portland OR, US
Mark Doran - Olympia WA, US
Greg Gans - Portland OR, US
Paul Crutcher - Portland OR, US
International Classification:
G06F 15/173
US Classification:
709223000
Abstract:
Embodiments of the invention are generally directed to a system and method for a service processor architecture. The service processor provides an extensible execution environment for a platform (or other device) that is accessible when the host system is non-functional. In an embodiment, the service processor has one or more platform-independent external interfaces to provide a communications link between the service processor and one or more management resources.

Method, Apparatus And System For Dynamic Allocation Of Virtual Platform Resources

View page
US Patent:
20060143617, Jun 29, 2006
Filed:
Dec 29, 2004
Appl. No.:
11/027740
Inventors:
Robert Knauerhase - Portland OR, US
Vijay Tewari - Portland OR, US
Scott Robinson - Portland OR, US
Mic Bowman - Beaverton OR, US
Milan Milenkovic - Portland OR, US
International Classification:
G06F 9/46
US Classification:
718104000
Abstract:
A method, apparatus and system for transparent and dynamic resource allocation in a virtualized environment is disclosed. An embodiment of the present invention enables a resource allocation module to dynamically evaluate resource requests from various clients and allocate the resources on a virtual host as available. The resource allocation module may additionally monitor resource usage and dynamically reallocate resources as appropriate.
Milan F Milenkovic from Dublin, CA, age ~75 Get Report