Search

Michel J Frechette

from Austin, TX
Age ~61

Michel Frechette Phones & Addresses

  • 4104 Sugarloaf Dr, Austin, TX 78738
  • Margate, FL
  • 6308 Yorkdale Dr, Plano, TX 75093
  • Dallas, TX
  • 530 Buckingham Rd, Richardson, TX 75081 (972) 680-1553

Work

Company: Apple Jun 2013 Position: Rfic design manager

Education

Degree: Masters, Master of Engineering School / High School: Carleton University 1994 to 1996 Specialities: Electrical Engineering

Skills

Design • Wireless

Industries

Wireless

Professional Records

Lawyers & Attorneys

Michel Frechette Photo 1

Michel Frechette - Lawyer

View page
ISLN:
907283643
Admitted:
1968
Law School:
Laval University, LL.L., 1967

Resumes

Resumes

Michel Frechette Photo 2

Rfic Design Manager

View page
Location:
Austin, TX
Industry:
Wireless
Work:
Apple
Rfic Design Manager

Dongbu Hitek Jan 2009 - Jan 2011
Senior Rfic Design Engineer

Texas Instruments Jan 2007 - Jan 2009
Senior Rfic Design Engineer

Sirific Wireless Jan 2004 - Jan 2007
Director, Senior Rfic Design Engineer

Texas Instruments Jan 1996 - Jan 2004
Design Manager
Education:
Carleton University 1994 - 1996
Masters, Master of Engineering, Electrical Engineering
Carleton University 1989 - 1993
Bachelors, Aerospace Engineering
Skills:
Design
Wireless

Publications

Isbn (Books And Publications)

Un Matin Tu Te Reveilles--T'es Vieux!

View page
Author

Michel Frechette

ISBN #

2895370621

La Nature Humaine De Biarritz Monnier Et Autres Detours

View page
Author

Michel Frechette

ISBN #

2895370990

Us Patents

High Frequency Tunable Filter

View page
US Patent:
6646498, Nov 11, 2003
Filed:
Dec 18, 2001
Appl. No.:
10/026280
Inventors:
Ahmed N. Mohieldin - College Station TX
Abdellatif Bellaouar - Dallas TX
Sherif Embabi - Plano TX
Michel Frechette - Plano TX
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H03K 500
US Classification:
327553, 327552
Abstract:
An integrated circuit (ICT) comprising a filter ( ). The filter comprises an input ( +) for receiving an input signal and an output ( ) for producing an output signal having a frequency cutoff point. The filter further comprises at least one resistor network (RN ) coupled between the input and the output. The resistor network comprises a first non-switched resistance (R ) and a first resistance series connection connected in parallel with the first non-switched resistance. The first resistance series connection comprises a switched resistance (R ) connected in series with a source/drain path of a switching transistor (TRR ), the switching transistor having a gate for receiving a control signal. The frequency cutoff point is adjustable in response to the control signal. Additionally, the switched resistance has a first resistance and the switching transistor has an on-resistance.

Ultra-Wideband Communications System Devices

View page
US Patent:
7440491, Oct 21, 2008
Filed:
Jan 16, 2004
Appl. No.:
10/759480
Inventors:
Jaiganesh Balakrishnan - Dallas TX, US
Anuj Batra - Dallas TX, US
Anand G. Dabak - Plano TX, US
Abdellatif Bellaouar - Dallas TX, US
Paul H. Fontaine - Richardson TX, US
Michel Frechette - Plano TX, US
Ranjit Gharpurey - Ann Arbor MI, US
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H04B 1/00
US Classification:
375148, 375137, 375147, 375316, 375324, 375349, 341122
Abstract:
System for ultra-wideband communications providing high data rates over an extended operating range in the presence of interferers. A preferred embodiment comprises an ultra-wideband (UWB) device that makes use of a portion of the UWB frequency range to help provide good performance in the presence of interferers. Additionally, since only a portion of the UWB frequency range is used, multiple devices can simultaneously transmit and receive by using different portions of the UWB frequency range.

Variable Gain Amplifier Having Automatic Power Consumption Optimization

View page
US Patent:
8179198, May 15, 2012
Filed:
Jul 21, 2010
Appl. No.:
12/840933
Inventors:
Abhijit Kumar Das - Dallas TX, US
Michel Frechette - Plano TX, US
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H03G 3/10
US Classification:
330285, 330254
Abstract:
A variable gain amplifier may include a master amplifier that may be configured to generate a first current and a diode coupled with the master amplifier so that the first current passes through the diode which, when the first current is passing through the diode, generates a diode voltage signal. According to embodiments, an error amplifier may include a first input configured to receive a gain control voltage signal and a second input configured to receive the diode voltage signal. The output of the error amplifier may provide a feedback signal. The amplifier may include a circuit configured to generate at least one voltage control signal based on the feedback signal and a slave amplifier configured to adjust a gain amount based on the at least one voltage control signal.

Low Noise Cmos Transmitter Circuit With High Range Of Gain

View page
US Patent:
20070249303, Oct 25, 2007
Filed:
Apr 24, 2006
Appl. No.:
11/409092
Inventors:
Abdellatif Bellaouar - Richardson TX, US
Michel Frechette - Plano TX, US
International Classification:
H01Q 11/12
H04B 1/28
US Classification:
455127200, 455333000
Abstract:
A CMOS automatic gain control (AGC) circuit that receives an analog control voltage and generates a temperature compensated gain voltage to linearly control the gain of a variable gain circuit operating in the sub-threshold region. A PTAT circuit having a resistor network coupled to a current mirror circuit operating in the sub-threshold region establishes a current having an proportional relationship to temperature. This current is used as a supply for a voltage to voltage converter circuit which generates an intermediate voltage in response to the analog control voltage. A linearizing circuit operating in the sub-threshold region pre-conditions the intermediate voltage, which is then applied to a variable gain circuit. The variable gain circuit is operated in the sub-threshold region, and the preconditioned intermediate voltage will control the amount of gain to be substantially linear with respect to the analog control voltage, and with a range of about 85 dB.

Edge Power Ramp Using Logarithmic Resistor Attenuator

View page
US Patent:
20100029228, Feb 4, 2010
Filed:
Dec 20, 2007
Appl. No.:
12/520518
Inventors:
Alan Holden - McKinney TX, US
Hamid Safiri - Plano TX, US
Michel J.G.J.P. Frechette - Plano TX, US
Sherif H.K. Embabi - Plano TX, US
Abdellatif Bellaouar - Richardson TX, US
Stephen Arnold Devison - Waterloo, CA
Tajinder Manku - Waterloo, CA
International Classification:
H04B 1/04
US Classification:
4551271
Abstract:
A power ramping circuit for use in the transmit path of a radio frequency (RF) circuit. The power ramping circuit includes parallel connected transistors used as logarithmic resistor attenuators for adjusting current to a mixer circuit in the transmit path. The parallel connected transistors can be sized differently, and are sequentially turned off to gradually increase the current provided to the mixer circuit. A ramp control circuit controls the parallel connected transistors in response to either an analog signal or a digital signal.

Current Controlled Biasing For Current-Steering Based Rf Variable Gain Amplifiers

View page
US Patent:
20100093291, Apr 15, 2010
Filed:
Dec 20, 2007
Appl. No.:
12/520513
Inventors:
Sherif H.K. Embabi - Plano TX, US
Abdellatif Bellaouar - Richardson TX, US
Michel J.G.J.P. Frechette - Plano TX, US
International Classification:
H04B 1/04
US Classification:
4551272
Abstract:
An adaptive current control circuit for reduced power consumption and minimized gain shift in a variable gain amplifier. An automatic gain control circuit provides gain control voltages in response to a gain control signal. The gain control voltages are used by the variable gain amplifier to set the gain of the output signal for wireless transmit operations. The adaptive current control circuit receives the same gain control voltages for reducing current to the variable gain amplifier during low gain operation, while providing higher currents during high gain operation. The current that is provided is a hybrid mix of proportional to absolute temperature (PTAT) current and complementary to absolute temperature (CTAT) current for minimizing temperature effects on the gain. The ratio of PTAT current and CTAT current is adjustable for specific temperature ranges to further minimize temperature effects on the gain.

Multi-Mode Transceiver And A Circuit For Operating The Multi-Mode Transceiver

View page
US Patent:
20110171994, Jul 14, 2011
Filed:
Jan 8, 2010
Appl. No.:
12/684134
Inventors:
Gireesh RAJENDRAN - Trivandrum, IN
Timothy Don DAVIS - Arlington TX, US
Apu SIVADAS - Bangalore, IN
Michel FRECHETTE - Plano TX, US
Thiagarajan KRISHNASWAMY - Bangalore, IN
Salvatore PENNISI - Allen TX, US
Rakesh KUMAR - Ghazipur, IN
Bijit Thakorbhai PATEL - Allen TX, US
Subhashish MUKHERJEE - Bangalore, IN
Debapriya SAHU - Bangalore, IN
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H04W 88/06
US Classification:
4555521
Abstract:
Multi-mode transceiver and a circuit for operating the multi-mode transceiver. A multi-mode transceiver includes a first circuit that is configurable to operate as one of a transmitter and a receiver in a first mode, and a second circuit that is configurable to operate as one of the transmitter and the receiver in a second mode. The multi-mode transceiver includes a first element coupled to the first circuit. The multi-mode transceiver includes a second element coupled to the first element and one or more ports. The multi-mode transceiver also includes a first switch, coupled to the second element and to the second circuit, that is configurable to operate the transceiver in at least one of the first mode and the second mode in conjunction with the first element and the second element.

Direct Voltage To Ptat Current Converter For Multiple Gain Control Slope For Wide Dynamic Range Vga

View page
US Patent:
61847232, Feb 6, 2001
Filed:
Mar 3, 1999
Appl. No.:
9/261590
Inventors:
Michel Frechette - Plano TX
Maher A. Abuzaid - Plano TX
Assignee:
Texas Instruments Incorporated - Dallas TX
International Classification:
H03K 522
US Classification:
327 68
Abstract:
A system and method for converting an analog control voltage to a PTAT current. A plurality of differential transistor pairs is provided, each differential pair including a reference transistor and a non-reference transistor, each transistor having a current path and a control electrode. A first output is coupled to a first end of the current path of each of said non-reference transistors and output means is coupled to a first end of the current path of each of the reference transistors. A plurality of current sources is provided, one current source for each differential pair, each current source having a current path coupled to an opposing end of the current path of a different one of the transistor pairs and a control electrode. A PTAT current generator is coupled to the control electrode of each of the current sources. Each differential pair is provided with a pair of electron emitting electrodes coupled together, the current source being coupled to the electron emitting electrodes.
Michel J Frechette from Austin, TX, age ~61 Get Report