Search

Michael Wiznerowicz Phones & Addresses

  • McMinnville, OR
  • 13970 Scholls Ferry Rd, Beaverton, OR 97007 (503) 524-1725
  • 13456 Hawks Beard St, Portland, OR 97223 (503) 524-1725
  • 12989 SW Black Walnut St, Portland, OR 97224 (503) 598-0958
  • Tigard, OR
  • 127 331St St, Federal Way, WA 98003 (253) 927-6513
  • 110 332Nd St, Federal Way, WA 98003 (253) 927-6513
  • Saginaw, MI
  • Minneapolis, MN
  • Chandler, AZ

Industries

Semiconductors

Resumes

Resumes

Michael Wiznerowicz Photo 1

Michael Wiznerowicz

View page
Location:
Portland, Oregon Area
Industry:
Semiconductors

Publications

Us Patents

On-Die Temperature Monitoring In Semiconductor Devices To Limit Activity Overload

View page
US Patent:
20060242447, Oct 26, 2006
Filed:
Mar 23, 2005
Appl. No.:
11/088445
Inventors:
Sivakumar Radhakrishnan - Portland OR,
Michael Wiznerowicz - Beaverton OR,
Jed Griffin - Forest Grove OR,
Kapilan Maheswaran - Beaverton OR,
Scott Rushford - Hillsboro OR,
David Hotz - Beaverton OR,
International Classification:
G06F 1/00
US Classification:
713501000
Abstract:
Thermal control for a controller in a data processing environment is described. In one embodiment, the invention includes detecting a temperature of a semiconductor device at a thermal sensor on the semiconductor device, comparing the detected temperature to a threshold, and generating a high interrupt if the temperature is above the threshold and a low interrupt if the temperature is below the threshold.

Providing An On-Die Logic Analyzer (Odla) Having Reduced Communications

View page
US Patent:
20120131404, May 24, 2012
Filed:
Nov 23, 2010
Appl. No.:
12/952822
Inventors:
Ruben Ramirez - Hillsboro OR,
Michael J. Wiznerowicz - Hillsboro OR,
Sean T. Baartmans - Hillsboro OR,
Jason G. Sandri - Gilbert AZ,
International Classification:
G01R 31/3177
G06F 11/25
US Classification:
714733, 714E11155
Abstract:
In one embodiment, the present invention is directed to a logic analyzer such as may be implemented on a system-on-chip or another semiconductor device. The analyzer can include multiple lanes each having a filter to receive and filter debug data, a compressor to compress the debug data passed by the filter, a buffer, and a controller to store the compressed debug data into the buffer, where the compressed debug data can be stored without timing information. Other embodiments are described and claimed.
Michael J Wiznerowicz from McMinnville, OR, age ~57 Get Report