Search

Marshall A Millier

from Banks, OR
Age ~69
Get Report
Also known as:
Marshall Almerick Millier, Marshall Kitti Millier, Marshall Almerick Miller, Marshall Kitti Miller, Marshall A Miller, Marc Millier, Marshal Millier, Marjorie Millier, Millier Millier
Phone and address:
21240 Pihl Rd, Banks, OR 97106
(503) 324-7018
Related to:
Cherine A Woodard, 45Michelle Walker, 59Tom Miller, 59James Miller, 83Jill A Miller, 55Adam Miller
Connected to:
Jennifer M Millier, 43Mary C Millies, 52Adam R Milligan, 50Alison M Milligan, 68Allie W Milligan, 60Amber T Milligan, 45Amelia G Milligan, 88Andrew H Milligan, 38Anilu Milligan, 39Anthony E Milligan, 56

Marshall Millier Phones & Addresses

  • 21240 Pihl Rd, Banks, OR 97106 (503) 324-7018
  • Tucson, AZ
  • Cornelius, OR
  • 1982 Shannon St, Hillsboro, OR 97124 (503) 846-0677
  • Fort Washington, PA
  • Pendleton, OR
  • West Chester, PA
  • Pinedale, AZ

Business Records

Name / Title
Company / Classification
Phones & Addresses
Marshall Millier
Principal
Cottonwood Arts & Crafts
Ret Hobbies/Toys/Games
21240 NW Pihl Rd, Banks, OR 97106

Publications

Us Patents

Method And Apparatus For Displaying Information Relating To A Story And A Story Indicator In A Computer System

View page
US Patent:
56713428, Sep 23, 1997
Filed:
Nov 30, 1994
Appl. No.:
8/347809
Inventors:
Marshall A. Millier - Hillsboro OR
Edward R. Harrison - Beaverton OR
Bradford Needham - Hillsboro OR
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G09B 2900
US Classification:
395118
Abstract:
A method and apparatus for displaying information relating to a news story in a computer system. A computer system receives a news story, determines a corresponding geographical location to the location of the news story, and displays a story indicator on a map using the location corresponding to the news story, such that the information displayed relates to the news story and the story indicator. The story indicator displayed on the map also fades, where the fade rate is a function of the aging of the news story.

Method And Apparatus For Automatically Organizing Information

View page
US Patent:
58999957, May 4, 1999
Filed:
Jun 30, 1997
Appl. No.:
8/884755
Inventors:
Marshall A. Millier - Hillsboro OR
Milind S. Pandit - Beaverton OR
John David Miller - Beaverton OR
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 1730
US Classification:
707102
Abstract:
The present invention discloses an electronic filing system for automatically organizing information into a number of storage elements or folders. The storage elements are folders arranged hierarchically. The information is stored into the storage elements based on its contents. Each storage element is associated by a set of profiles and a set of constraint expressions. The constraint expressions are quantitative measurements of the profiles. The information is scanned and its features are extracted and compared with the profiles. If the features match the storage element's profiles, the features are quantitatively evaluated to produce information expressions. If the information expressions are within the constraints specified by the constraint expressions, the information is stored into the storage element. The profiles and the constraint expressions can be adjusted to reflect the changes in the user's interests.

Method And System For Performing Data Movement Operations With Read Snapshot And In Place Write Update

View page
US Patent:
20220261351, Aug 18, 2022
Filed:
May 6, 2022
Appl. No.:
17/738919
Inventors:
- Santa Clara CA, US
Venkata Krishnan - Ashland MA, US
Andrew J. Herdrich - Hillsboro OR, US
Ren Wang - Portland OR, US
Robert G. Blankenship - Tacoma WA, US
Vedaraman Geetha - Fremont CA, US
Shrikant M. Shah - Chandler AZ, US
Marshall A. Millier - Banks OR, US
Raanan Sade - Haifa, IL
Binh Q. Pham - Hillsboro OR, US
Olivier Serres - Hudson MA, US
Christopher B. Wilkerson - Portland OR, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 12/0868
G06F 12/0897
G06F 3/06
G06F 12/0811
G06F 12/0871
Abstract:
Method and system for performing data movement operations is described herein. One embodiment of a method includes: storing data for a first memory address in a cache line of a memory of a first processing unit, the cache line associated with a coherency state indicating that the memory has sole ownership of the cache line; decoding an instruction for execution by a second processing unit, the instruction comprising a source data operand specifying the first memory address and a destination operand specifying a memory location in the second processing unit; and responsive to executing the decoded instruction, copying data from the cache line of the memory of the first processing unit as identified by the first memory address, to the memory location of the second processing unit, wherein responsive to the copy, the cache line is to remain in the memory and the coherency state is to remain unchanged.

Method And System For Performing Data Movement Operations With Read Snapshot And In Place Write Update

View page
US Patent:
20210049102, Feb 18, 2021
Filed:
Mar 30, 2020
Appl. No.:
16/834845
Inventors:
- Santa Clara CA, US
Venkata Krishnan - Ashland MA, US
Andrew J. Herdrich - Hillsboro OR, US
Ren Wang - Portland OR, US
Robert G. Blankenship - Tacoma WA, US
Vedaraman Geetha - Fremont CA, US
Shrikant M. Shah - Chandler AZ, US
Marshall A. Millier - Banks OR, US
Raanan Sade - Haifa, IL
Binh Q. Pham - Hillsboro OR, US
Olivier Serres - Hudson MA, US
Christopher B. Wilkerson - Portland OR, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 12/0868
G06F 12/0897
G06F 3/06
G06F 12/0811
G06F 12/0871
Abstract:
Method and system for performing data movement operations is described herein. One embodiment of a method includes: storing data for a first memory address in a cache line of a memory of a first processing unit, the cache line associated with a coherency state indicating that the memory has sole ownership of the cache line; decoding an instruction for execution by a second processing unit, the instruction comprising a source data operand specifying the first memory address and a destination operand specifying a memory location in the second processing unit; and responsive to executing the decoded instruction, copying data from the cache line of the memory of the first processing unit as identified by the first memory address, to the memory location of the second processing unit, wherein responsive to the copy, the cache line is to remain in the memory and the coherency state is to remain unchanged.

Method And System For Performing Data Movement Operations With Read Snapshot And In Place Write Update

View page
US Patent:
20190004958, Jan 3, 2019
Filed:
Jun 30, 2017
Appl. No.:
15/640060
Inventors:
- Santa Clara CA, US
Venkata Krishnan - Ashland MA, US
Andrew J. Herdrich - Hillsboro OR, US
Ren Wang - Portland OR, US
Robert G. Blankenship - Tacoma WA, US
Vedaraman Geetha - Fremont CA, US
Shrikant M. Shah - Chandler AZ, US
Marshall A. Millier - Banks OR, US
Raanan Sade - Haifa, IL
Binh Q. Pham - Hillsboro OR, US
Olivier Serres - Hudson MA, US
Christopher B. Wilkerson - Portland OR, US
International Classification:
G06F 12/0868
G06F 12/0811
G06F 3/06
G06F 12/0871
Abstract:
Method and system for performing data movement operations is described herein. One embodiment of a method includes: storing data for a first memory address in a cache line of a memory of a first processing unit, the cache line associated with a coherency state indicating that the memory has sole ownership of the cache line; decoding an instruction for execution by a second processing unit, the instruction comprising a source data operand specifying the first memory address and a destination operand specifying a memory location in the second processing unit; and responsive to executing the decoded instruction, copying data from the cache line of the memory of the first processing unit as identified by the first memory address, to the memory location of the second processing unit, wherein responsive to the copy, the cache line is to remain in the memory and the coherency state is to remain unchanged.

Input Output Data Alignment

View page
US Patent:
20160350250, Dec 1, 2016
Filed:
Dec 23, 2013
Appl. No.:
15/033484
Inventors:
- Santa Clara CA, US
Eric Geisler - Hillsboro OR, US
Marshall Marc Millier - Banks OR, US
Assignee:
Intel Corporation - Santa Clara CA
International Classification:
G06F 13/38
G06F 13/42
Abstract:
Techniques for handling unaligned data in a computing system are described herein. The techniques may include receiving data from an input/output (I/O) device, through an I/O interface. The data may be padded by adding values to the data at the I/O interface if the data is unaligned with respect to that computing system such that a consumer of the data associated with the I/O device ignores the added values.
Control profile
Marshall A Millier from Banks, OR, age ~69 Get Report