Inventors:
James G. Gay - Pfugerville TX
Ronald W. Stence - Austin TX
Jefferson L. Gokingco - Austin TX
John P. Hansen - Austin TX
Assignee:
Motorola, Inc. - Schaumburg IL
International Classification:
G06F 1202
Abstract:
A method and apparatus for controlling a bus within a data processing system has a first control bit (SAS*), and second control bit (CLA*), and at least one termination signal (TA*, TRA*, TEA*). The CLA* signal is an input to a primary master (10). The primary master (10) provides a base address external to the primary master (10) so that a slave device can access the base address. The CLA* signal is asserted by the slave device to signal that the base address is to be cycled in a bit-wise circular fashion to provide a plurality of addresses out from the primary master (10) wherein each address in the plurality is derived from the base address internal to the primary master (10). Typically four addresses are provided per base address via the internal control of the primary master (10) in response to three sequential assertions of the CLA* signal.