Search

Anthony Bybell Phones & Addresses

  • 104 Autumn Ln, Chapel Hill, NC 27516 (919) 413-4722
  • Cedar Park, TX
  • 105 Milton Dr, Carrboro, NC 27510 (919) 932-6956
  • 1025 Reynolds Rd, Johnson City, NY 13790 (607) 729-0859
  • Summit Hill, PA

Work

Position: Clerical/White Collar

Education

Degree: High school graduate or higher

Publications

Us Patents

Method And System For Broadcasting Data To Multiple Tap Controllers

View page
US Patent:
7181661, Feb 20, 2007
Filed:
Feb 4, 2004
Appl. No.:
10/771658
Inventors:
Anthony J. Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G01R 31/28
US Classification:
714724
Abstract:
A method and system for testing a plurality of cores in an integrated circuit is disclosed. The method and system include providing a plurality of slave controllers a master controller. Each of the plurality of slave controllers is for testing at least one of the plurality of cores. The master controller is coupled with the plurality of slave controllers in a star configuration. The master controller is configured to allow test data to be input directly to a portion of the plurality of slave controllers in parallel. The portion of the plurality of slave controllers can include more than one slave controller.

System And Method For Increasing The Speed Of Serially Inputting Data Into A Jtag-Compliant Device

View page
US Patent:
7334060, Feb 19, 2008
Filed:
Mar 19, 2004
Appl. No.:
10/805151
Inventors:
Anthony Joseph Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 3/00
G06F 13/00
G01V 1/40
US Classification:
710 35, 710 2, 710 36, 710 52, 710 62, 702108
Abstract:
A JTAG-compliant device is configured to receive data through the control (TMS) line in addition to being configured to receive data through the input (TDI) line. A burst-write instruction is made the active instruction, extending the capability of the test access protocol (TAP) controller such that the TAP controller can receive data into a data register while the TAP controller is in certain states. In some states, the TAP controller receives and stores a bit only from the input line. In other states, the TAP controller receives and stores a bit from the input line, and in addition, the TAP controller receives and stores a bit from the control line. The TAP controller may store the received bits by shifting the received bits into the least significant bit of a data register.

Systems, Methods And Computer Products For Compression Of Hierarchical Identifiers

View page
US Patent:
7444347, Oct 28, 2008
Filed:
Nov 16, 2007
Appl. No.:
11/941376
Inventors:
Charles L. Alley - Durham NC, US
Anthony J Bybell - Carrboro NC, US
Mudit H. Mehta - Waltham MA, US
Jason M. Sullivan - Raleigh NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/30
G06F 7/00
US Classification:
707101, 707102, 707 6, 707 7
Abstract:
Management of hierarchical identifiers in simulation models and netlists is accomplished using a prefix compressor algorithm running on a general purpose computer processor. Full name compression is accomplished when hierarchy data and remainder data are split off and prefix compressed. Compressing prefixes of names in the hierarchy list is performed by comparing a previous entry to a current entry. Compressing prefixes of names in the name list is performed by running an output of compressing of prefixes of names in the hierarchy list and running an output of the compressing of prefixes of names in the name list through a standard compressor software application package. Decompressing of names uses sub operations inverse to the prefix compressor algorithm. The decompressing sub operations create a string pointed to by the prefix pointer and concatenated onto the string pointed to by the name pointer; and thus a full name is created.

Methods For Reconstructing Data From Simulation Models

View page
US Patent:
7526419, Apr 28, 2009
Filed:
May 24, 2005
Appl. No.:
11/135739
Inventors:
Charles Lenier Alley - Durham NC, US
Anthony Joseph Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
US Classification:
703 14, 716 1, 716 4, 716 5
Abstract:
Methods for reconstructing data from simulation models are disclosed. Embodiments may include a method for accessing an alias from an alias file. The method may generally include searching for a net name and, if the net name is not found, searching an alias index file for an alias index entry associated with the net name, the alias index entry having a net name and an associated position. The method may also generally include, if the net name entry is found, accessing from an alias file an alias associated with the net name. A further embodiment of the method may generally include receiving a net name and a position of an alias in the alias file, creating an alias index entry for the alias having a net name and the position of the alias, and storing the created alias index entry in the alias index file.

Method For Providing Zero Overhead Looping Using Carry Chain Masking

View page
US Patent:
7558948, Jul 7, 2009
Filed:
Sep 20, 2004
Appl. No.:
10/946465
Inventors:
Anthony J. Bybell - Carrboro NC, US
Richard W. Doing - Raleigh NC, US
David D. Dukro - Cary NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 9/00
G06F 9/44
US Classification:
712241, 712224
Abstract:
A method for reducing overhead on a loop of a plurality of instructions is disclosed. The method includes providing a carry mask, the carry mask having a first value for the loop being performed at least the particular number of times minus one and a second value for at least a last instruction of the loop being performed a last time, providing addition logic, wherein the carry mask and a current instruction address of the plurality of instructions correspond to inputs of the addition logic and determining which of the plurality of instructions is to be executed using the carry mask to provide a resultant of the addition logic based on the carry mask and the current instruction address of the plurality of instructions.

Reconstruction Of Data From Simulation Models

View page
US Patent:
7689400, Mar 30, 2010
Filed:
Jan 2, 2009
Appl. No.:
12/348035
Inventors:
Charles Lenier Alley - Durham NC, US
Anthony Joseph Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
US Classification:
703 14, 716 1, 716 4, 716 5
Abstract:
Systems, method, and media for reconstructing data from simulation models are disclosed. Embodiments may include a method for accessing an alias from an alias file. The method may generally include searching for a net name and, if the net name is not found, searching an alias index file for an alias index entry associated with the net name, the alias index entry having a net name and an associated position. The method may also generally include, if the net name entry is found, accessing from an alias file an alias associated with the net name. A further embodiment may generally include receiving a net name and a position of an alias in the alias file, creating an alias index entry for the alias having a net name and the position of the alias, and storing the created alias index entry in the alias index file.

Reconstruction Of Data From Simulation Models

View page
US Patent:
7742909, Jun 22, 2010
Filed:
Jan 2, 2009
Appl. No.:
12/348034
Inventors:
Charles Lenier Alley - Durham NC, US
Anthony Joseph Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 17/50
US Classification:
703 14, 716 1, 716 4, 716 5
Abstract:
Systems and media for reconstructing data from simulation models are disclosed. Embodiments may include a media containing instructions for accessing an alias from an alias file. The media may include instructions for searching for a net name and, if the net name is not found, searching an alias index file for an alias index entry associated with the net name, the alias index entry having a net name and an associated position. The instructions may also include, if the net name entry is found, instructions for accessing from an alias file an alias associated with the net name. A further embodiment may include instructions for receiving a net name and a position of an alias in the alias file, creating an alias index entry for the alias having a net name and the position of the alias, and storing the created alias index entry in the alias index file.

Cache Function Overloading

View page
US Patent:
8095861, Jan 10, 2012
Filed:
Sep 28, 2007
Appl. No.:
11/863517
Inventors:
Anthony J. Bybell - Carrboro NC, US
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 11/10
US Classification:
714805
Abstract:
A method includes checking a first parameter that indicates whether parity generation and checking for a at least a sub-portion of a cache line is disabled, setting at least one parity bit, corresponding to the sub-portion, in the cache line with a second parameter that indicates an action to perform when the first parameter indicates that parity generation and checking is disabled, passing the at least one set parity bit with the sub-portion to a processor for processing, and performing the action when the sub-portion is processed by the processor, wherein the processor performs the action.
Anthony J Bybell from Chapel Hill, NC, age ~54 Get Report