Search

Jack Zt Li

from Palo Alto, CA
Age ~45
Get Report
Also known as:
Jack Li
Related to:
Xuedong Dai, 54Kang Ying Chan, 79Z LijackNing N Du, 67Bob Du, 42Z Lijack, 67Yiqian Li, 39Ming Hui Du, 90
Connected to:
Ace Li, 63Agnes P Li, 62Ai C LiAiguo Li, 59Ang J Li, 57Anne M Li, 80Anran Li, 35Anya Li, 27Ao L Li, 40Baoguo Li, 67

Jack Li Phones & Addresses

  • Palo Alto, CA
  • Milpitas, CA
  • San Jose, CA

Professional Records

Medicine Doctors

Jack Li Photo 1

Jack K. Li

View page
Specialties:
Family Medicine
Work:
Patients First Family Medical
21422 73 Ave, Oakland Gardens, NY 11364
(718) 464-4444 (phone), (718) 776-3723 (fax)
Languages:
English
Russian
Spanish
Description:
Dr. Li works in Oakland Gardens, NY and specializes in Family Medicine.
Jack Li Photo 2

Jack Z Li

View page

Business Records

Name / Title
Company / Classification
Phones & Addresses
Jack Li
Director
Applied Materials, Inc.
Special Industry Machinery
3050 Bowers Ave., Santa Clara, CA 95054
Jack Li
Director
Apple Computer, Inc.
Electronic Computers
1 Infinite Loop, Cupertino, CA 95014
Jack Li
Director
Applied Materials, Inc.
Special Industry Machinery
3050 Bowers Ave., Santa Clara, CA 95054
Jack Li
Director
Apple Computer, Inc.
Electronic Computers
1 Infinite Loop, Cupertino, CA 95014
Jack Li
President
Aljon Customcraft Inc
Jack Li
Vice-President
Advanced Engineering Consultants, Ltd
Jack Li
Principal
88 China
Jack Li
Principal
Colony Realty Partners Reit
Jack Li
Manager
Alisonic LLC
Jack Li
Owner
Classic Cleaners

Publications

Us Patents

Method And Architecture For Reducing Flickers Using One Fifo Video Line Buffer In Video Signal Conversions

View page
US Patent:
59366753, Aug 10, 1999
Filed:
Apr 28, 1998
Appl. No.:
9/067971
Inventors:
Sunny Y. Zhang - Palo Alto CA
Jack Jan-Kwe Li - Saratoga CA
Assignee:
AI Tech International Corp. - Fremont CA
International Classification:
H04N 701
H04N 521
US Classification:
348446
Abstract:
A system for reducing flickers in converting non-interlaced video signals to interlaced video signals is disclosed. The non-interlaced video signals are first modified by two independent adjustable parameters, each having a different weight on the received signals. A FIFO line buffer is used to delay respectively and alternatively the two modified signals to generate a portion of output signals. The final output interlaced signals are generated by combining the delayed signal from the FIFO line buffer with one of the two modified signals. As a result and for the first time, only one FIFO line buffer is used in such system for producing a converted interlaced signal with minimum visual errors in video signal conversions.

Scaling Processing Systems

View page
US Patent:
20180367581, Dec 20, 2018
Filed:
Jun 16, 2017
Appl. No.:
15/625172
Inventors:
- Houston TX, US
Dejan S. Milojicic - Palo Alto CA, US
Jack Yanxin Li - Palo Alto CA, US
International Classification:
H04L 29/06
H04L 29/08
H04L 12/927
H04L 12/26
Abstract:
Example implementations relate to scaling a processing system. An example implementation includes receiving an application having a number of operators for performing a service in the processing system. A metric of the processing system may be monitored while the application runs, and the processing system may be scaled where the metric surpasses a threshold. In an example, the processing system may be scaled by increasing or decreasing the number of operators of the application.
Control profile
Jack Zt Li from Palo Alto, CA, age ~45 Get Report